

# Akita Block Diagram

Project code : 91.4F501.001  
PCB P/N : 05232  
Revision : SD

CLK GEN  
ICS954305  
3

Intel CPU  
Yonah/Merom  
4,5

DDRII Slot 0  
533/667  
11

DDRII Slot 1  
533/667  
11

Calistoga  
GM  
6,7,8,9,10

RGB CRT  
LVDS  
SVIDEO  
TVOUT  
13

1394  
SD/SDIO/MMC  
MS/MS Pro/xD  
1394  
Ricoh  
R5C832  
CardReader  
23, 25

RJ45  
CONN  
25

10/100 NIC  
Intel 82562ET

ICH7-M  
15,16,17,18

CAMERA  
BLUE  
TOOTH  
USB x 3  
HDD  
ODD

RJ11  
CONN  
25

MODEM  
AMOM  
WAKIKI  
AUDIO CODEC

INTERNAL  
ARRAY MIC  
MIC IN  
LINE OUT  
SPDIF

OP AMP  
APA2031  
28

2CH  
SPEAKER

Ricoh  
R5538  
26

New Card  
26

Mini-Card  
802.11a/b/g  
24

Mini-Card  
24

KBC  
ENE KB3910SF  
29

Capacity  
Button  
30

Touch  
Pad  
30

Int.  
KB  
30

CIR  
30

Thermal  
& Fan  
G792  
19

Flash ROM  
1MB  
31

DOCK

CRT MIC IN LINE OUT SPDIF TVOUT 10/100 Ethernet CIR

SYSTEM DC/DC TPS51120	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3V_S5
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3

MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC MAX8736ETL	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 44A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size A3 Document Number Akita Rev SD

Date: Monday, February 06, 2006 Sheet 1 of 39

# Calistoga Strapping Signals and Configuration

page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6		0=Moby Dick 1=Calistoga
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	Reserved	
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWOR# In signal.

## History

11.18.2004: mini card not ready

## 125CV Spread Spectrum Select

page 3

SS3	SS2	SS1	SS0	Spread Amount%
0	0	0	0	-0.8
0	0	0	1	-1.0
0	0	1	0	-1.25
0	0	1	1	-1.5
0	1	0	0	-1.75
0	1	0	1	-2.0
0	1	1	0	-2.5
0	1	1	1	-3.0
1	0	0	0	+-0.3
1	0	0	1	+-0.4
1	0	1	0	+-0.5
1	0	1	1	+-0.6
1	1	0	0	+-0.8
1	1	0	1	+-1.0
1	1	1	0	+-1.25
1	1	1	1	+-1.5

## PCI Routing

	IDSEL	IRQ	REQ/GNT
R5C832	25		0

## ICH7M Integrated Pull-up and Pull-down Resistors


ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]/GPO[17], GNT[6]/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDRQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

## ICH7M IDE Integrated Series Termination Resistors









DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------


## ITP Debug Conn.




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title ITP		
Size A3	Document Number Akita	Rev SD
Date: Friday, March 31, 2006	Sheet 2 of	39







U49D		
A4	VSS[001]	P6
A8	VSS[002]	P21
A11	VSS[003]	P24
A14	VSS[004]	R2
A16	VSS[005]	R5
A19	VSS[006]	R22
A23	VSS[007]	R25
A26	VSS[008]	T1
B6	VSS[009]	T4
B8	VSS[010]	T23
B11	VSS[011]	T26
B13	VSS[012]	U3
B16	VSS[013]	U6
B19	VSS[014]	U21
B21	VSS[015]	U24
B24	VSS[016]	V2
C5	VSS[017]	V5
C8	VSS[018]	V22
C11	VSS[019]	V25
C14	VSS[020]	W1
C16	VSS[021]	W4
C19	VSS[022]	W23
C22	VSS[023]	W26
C25	VSS[024]	Y3
D1	VSS[025]	Y6
D4	VSS[026]	Y21
D8	VSS[027]	Y24
D11	VSS[028]	Y27
D13	VSS[029]	Y30
D16	VSS[030]	Y33
D19	VSS[031]	Y36
D23	VSS[032]	Y39
D26	VSS[033]	Y42
E3	VSS[034]	Y45
E6	VSS[035]	Y48
E8	VSS[036]	Y51
E11	VSS[037]	Y54
E14	VSS[038]	Y57
E16	VSS[039]	Y60
E19	VSS[040]	Y63
E21	VSS[041]	Y66
E24	VSS[042]	Y69
F5	VSS[043]	Y72
F8	VSS[044]	Y75
F11	VSS[045]	Y78
F13	VSS[046]	Y81
F16	VSS[047]	Y84
F19	VSS[048]	Y87
F22	VSS[049]	Y90
F25	VSS[050]	Y93
G4	VSS[051]	Y96
G1	VSS[052]	Y99
G23	VSS[053]	Y102
G26	VSS[054]	Y105
H3	VSS[055]	Y108
H6	VSS[056]	Y111
H21	VSS[057]	Y114
H24	VSS[058]	Y117
J2	VSS[059]	Y120
J5	VSS[060]	Y123
J22	VSS[061]	Y126
J25	VSS[062]	Y129
K1	VSS[063]	Y132
K4	VSS[064]	Y135
K23	VSS[065]	Y138
K26	VSS[066]	Y141
L3	VSS[067]	Y144
L6	VSS[068]	Y147
L21	VSS[069]	Y150
L24	VSS[070]	Y153
M2	VSS[071]	Y156
M5	VSS[072]	Y159
M22	VSS[073]	Y162
M25	VSS[074]	Y165
N1	VSS[075]	Y168
N4	VSS[076]	Y171
N23	VSS[077]	Y174
N26	VSS[078]	Y177
P3	VSS[079]	Y180
	VSS[080]	Y183
	VSS[081]	Y186
	VSS[082]	Y189
	VSS[083]	Y192
	VSS[084]	Y195
	VSS[085]	Y198
	VSS[086]	Y201
	VSS[087]	Y204
	VSS[088]	Y207
	VSS[089]	Y210
	VSS[090]	Y213
	VSS[091]	Y216
	VSS[092]	Y219
	VSS[093]	Y222
	VSS[094]	Y225
	VSS[095]	Y228
	VSS[096]	Y231
	VSS[097]	Y234
	VSS[098]	Y237
	VSS[099]	Y240
	VSS[100]	Y243
	VSS[101]	Y246
	VSS[102]	Y249
	VSS[103]	Y252
	VSS[104]	Y255
	VSS[105]	Y258
	VSS[106]	Y261
	VSS[107]	Y264
	VSS[108]	Y267
	VSS[109]	Y270
	VSS[110]	Y273
	VSS[111]	Y276
	VSS[112]	Y279
	VSS[113]	Y282
	VSS[114]	Y285
	VSS[115]	Y288
	VSS[116]	Y291
	VSS[117]	Y294
	VSS[118]	Y297
	VSS[119]	Y300
	VSS[120]	Y303
	VSS[121]	Y306
	VSS[122]	Y309
	VSS[123]	Y312
	VSS[124]	Y315
	VSS[125]	Y318
	VSS[126]	Y321
	VSS[127]	Y324
	VSS[128]	Y327
	VSS[129]	Y330
	VSS[130]	Y333
	VSS[131]	Y336
	VSS[132]	Y339
	VSS[133]	Y342
	VSS[134]	Y345
	VSS[135]	Y348
	VSS[136]	Y351
	VSS[137]	Y354
	VSS[138]	Y357
	VSS[139]	Y360
	VSS[140]	Y363
	VSS[141]	Y366
	VSS[142]	Y369
	VSS[143]	Y372
	VSS[144]	Y375
	VSS[145]	Y378
	VSS[146]	Y381
	VSS[147]	Y384
	VSS[148]	Y387
	VSS[149]	Y390
	VSS[150]	Y393
	VSS[151]	Y396
	VSS[152]	Y399
	VSS[153]	Y402
	VSS[154]	Y405
	VSS[155]	Y408
	VSS[156]	Y411
	VSS[157]	Y414
	VSS[158]	Y417
	VSS[159]	Y420
	VSS[160]	Y423
	VSS[161]	Y426
	VSS[162]	Y429

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (2 of 2)

Size

A3

Document Number

Akita

Rev

SD

Date:


Friday, March 31, 2006

Sheet

5


of


39



Place them near to the chip








<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			GMCH (3 of 5)		
Size	Document Number		Akita		Rev
A3					SD
Date:	Monday, February 06, 2006		Sheet	8	of 39













## Decoupling Capacitor



# CRT I/F & CONNECTOR


Layout Note:  
Place these resistors  
close to the CRT-out  
connector



## Layout Note:


\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

## Hsync & Vsync level shift





## TV OUT CONN

connector



Place this 2 resistors  
close to the TV-out  
connector



<Core Design>

緯創資通



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CRT/TV Connector			
Size	Document Number	Rev	
A3	Akita	SD	
Date:	Saturday, April 01, 2006	Sheet	13 of 39






# LED / INVERTER INTERFACE





## LCD/INV CONN



1019



1019



<Core Design>


緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.









Title			
LCD/Inverter Connector			
Size	Document Number	Rev	
Custom		Akita	
Date:	Saturday, April 01, 2006	Sheet	14 of 39







# Docking Connector



## Hsync & Vsync level shift












Default:H		
	GNT5#	GNT4
LPC	H	H
PCI	H	L
SPI	L	H








Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance




U24E		
A4	VSS[1]	VSS[98]
A23	VSS[2]	VSS[99]
B1	VSS[3]	VSS[100]
B8	VSS[4]	VSS[101]
B11	VSS[5]	VSS[102]
B14	VSS[6]	VSS[103]
B17	VSS[7]	VSS[104]
B20	VSS[8]	VSS[105]
B28	VSS[9]	VSS[106]
C2	VSS[10]	VSS[107]
C6	VSS[11]	VSS[108]
C27	VSS[12]	VSS[109]
D10	VSS[13]	VSS[110]
D13	VSS[14]	VSS[111]
D18	VSS[15]	VSS[112]
D21	VSS[16]	VSS[113]
D24	VSS[17]	VSS[114]
E1	VSS[18]	VSS[115]
E2	VSS[19]	VSS[116]
E4	VSS[20]	VSS[117]
E8	VSS[21]	VSS[118]
E15	VSS[22]	VSS[119]
F3	VSS[23]	VSS[120]
F4	VSS[24]	VSS[121]
F5	VSS[25]	VSS[122]
F12	VSS[26]	VSS[123]
F27	VSS[27]	VSS[124]
F28	VSS[28]	VSS[125]
G1	VSS[29]	VSS[126]
G2	VSS[30]	VSS[127]
G5	VSS[31]	VSS[128]
G6	VSS[32]	VSS[129]
G9	VSS[33]	VSS[130]
G14	VSS[34]	VSS[131]
G18	VSS[35]	VSS[132]
G21	VSS[36]	VSS[133]
G24	VSS[37]	VSS[134]
G25	VSS[38]	VSS[135]
G26	VSS[39]	VSS[136]
H3	VSS[40]	VSS[137]
H4	VSS[41]	VSS[138]
H5	VSS[42]	VSS[139]
H24	VSS[43]	VSS[140]
H27	VSS[44]	VSS[141]
H28	VSS[45]	VSS[142]
J1	VSS[46]	VSS[143]
J2	VSS[47]	VSS[144]
J5	VSS[48]	VSS[145]
J24	VSS[49]	VSS[146]
J25	VSS[50]	VSS[147]
J26	VSS[51]	VSS[148]
K24	VSS[52]	VSS[149]
K27	VSS[53]	VSS[150]
K28	VSS[54]	VSS[151]
L13	VSS[55]	VSS[152]
L15	VSS[56]	VSS[153]
L24	VSS[57]	VSS[154]
L25	VSS[58]	VSS[155]
L26	VSS[59]	VSS[156]
M3	VSS[60]	VSS[157]
M4	VSS[61]	VSS[158]
M5	VSS[62]	VSS[159]
M12	VSS[63]	VSS[160]
M13	VSS[64]	VSS[161]
M14	VSS[65]	VSS[162]
M15	VSS[66]	VSS[163]
M16	VSS[67]	VSS[164]
M17	VSS[68]	VSS[165]
M24	VSS[69]	VSS[166]
M27	VSS[70]	VSS[167]
M28	VSS[71]	VSS[168]
N1	VSS[72]	VSS[169]
N2	VSS[73]	VSS[170]
N5	VSS[74]	VSS[171]
N6	VSS[75]	VSS[172]
N11	VSS[76]	VSS[173]
N12	VSS[77]	VSS[174]
N13	VSS[78]	VSS[175]
N14	VSS[79]	VSS[176]
N15	VSS[80]	VSS[177]
N16	VSS[81]	VSS[178]
N17	VSS[82]	VSS[179]
N18	VSS[83]	VSS[180]
N24	VSS[84]	VSS[181]
N25	VSS[85]	VSS[182]
N26	VSS[86]	VSS[183]
P3	VSS[87]	VSS[184]
P4	VSS[88]	VSS[185]
P12	VSS[89]	VSS[186]
P13	VSS[90]	VSS[187]
P14	VSS[91]	VSS[188]
P15	VSS[92]	VSS[189]
P16	VSS[93]	VSS[190]
P17	VSS[94]	VSS[191]
P24	VSS[95]	VSS[192]
P27	VSS[96]	VSS[193]
P28	VSS[97]	VSS[194]







## SATA HD Connector




## CD-ROM CONNECTOR




## USB PORT



High limit under 2.5 mm




<Core Design>




```
1394 : INTA#
4in1 : INTB#
```



## Mini Card Connector 1



## Mini Card Connector 2




<Core Design>





Title			
<b>LAN TEKOA</b>			
Size A3	Document Number		Rev
	<b>Akita</b>		<b>SD</b>
Date:	Friday, March 31, 2006	Sheet 25 of	39

### 10/100M Lan Transformer



1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.




Green : Link up  
Blinking : TX/RX activity



```
PIN09 : GREEN
PIN11 : ORANGE
PIN13 : YELLOW
```

## NEWCARD Connector



Place them Near to Chip



Place them Near to Connector



For Newcard socket



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Title																													

### New Card

Size

Document Number	
-----------------	--

## Akita

Rev

SD


Date: Friday, March 31, 2006

Sheet 26 of 39










## Internal KeyBoard Connector



29 KROW[1..8] <<<   
29 KCOL[1..16] <<< 

Keyboard matrix ( from vendor )



	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1




## TouchPad Connector




## CAMERA




## TOUCH-PAD SWITCH




## Blue thumb



Close to CN8




## CAPACITY BUTTON




<Core Design>


 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>KeyBoard-CONN</b>	
Size	Document Number
A3	
Date:	Rev
Friday, March 31, 2006	SD
Sheet	of
30	39




39




Run Power










**WWW.AliSaler.Com**

Sheet of 39

**$I_{ocp}=7.0*2 = 14A$**   
 **$R_{ds,on}=17m\ ohm$**   
 **$V_{cs2}=I_{ocp}*R_{ds,on}=28mV$**   
 **$V_{ILIM2}=V_{cs2}/0.1=2.38V$**

**1D05V\_S0/7A**  
**OCP>=14A**




Ton	Frequency (Out1)KHz	Frequency (Out2)KHz
AGND	620	460
REF	485	355
OPEN	345	255
VCC	235	170

緯創資通


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>1D8V_S3/1D05V_S0</b>			
Size A3	Document Number		Rev
	<b>Akita</b>		<b>SD</b>
Date:	Friday, March 31, 2006	Sheet 35 of	39


2D5V\_S0  
Iomax=300mA



0D9V  
Iomax=1A




$$Vo = 0.8 * (1 + (R1/R2))$$




<Core Design>


<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
Title	0D9V_LDO/1D2V_LDO/1D5V_LDO/2D5V_LDO
Size	Document Number
A3	Akita
Date: Friday, March 31, 2006	Sheet 36 of 39



# Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD/BATT CONN		
Size	Document Number	Rev
A3	Akita	SD
Date: Saturday, April 01, 2006	Sheet 38 of 39	



